Processor architecture and the importance of the storage hierarchy

Project and Program: MVS, MVS Performance

Tags: Proceedings, SHARE in Boston 2013, 2013

This session quickly covers the processor architecture and the role of the storage hierarchy in performance and capacity planning. This session provides an overview of the roles of the I-unit, E-unit, caching levels, and RAM. The emphasis is focused upon the movement of data and programs in the storage hierarchy versus the measure of performance. The measures seen are the cycles per instruction and the relative nest intensity. Question to be answered: How can two machines with the same memory size and cycle time perform with such different capacities? Ray Wicks IBM Corporation

Ray Wicks , IBM Corporation

Back to Proceedings File Library